A. < latching current but greater than holding current and gate signal is 0.
B. less than holding current.
C. < latching current but greater than holding current and gate signal is present.
D. both (A) and (B).
Correct Answer: both (A) and (B). ✔
Last Updated: October 20, 2018